vhdl語言例程集錦(pdf 68頁)(英文)
vhdl語言例程集錦(pdf 68頁)(英文)內容簡介
l Exclusive-OR Gate (Dataflow style)
l Exclusive-OR Gate (Behavioural style)
l Exclusive-OR Gate (Structural style)
l Miscell aneous Logic Gates
l Three-input Majority Voter
l Magnitude Comparator
l Quad 2-input Nand (74x00)
l BCD to Seven Segment Decoder
l Dual 2-to-4 Decoder
l Octal Bus Transceiver
l Quad 2-input OR
l 8-bit Identity Comparator
l Hamming Encoder
l Hamming Decoder
l 2-to-4 Decoder with Testbench and Configuration
l Multiplexer 16-to-4 using Selected Signal Assignment Statement
l Multiplexer 16-to-4 using Conditional Signal Assignment Statement
l Multiplexer 16-to-4 using if-then-elsif-else Statement
l M68008 Address Decoder
l Highest Priority Encoder
l N-input AND Gate
……
..............................
l Exclusive-OR Gate (Behavioural style)
l Exclusive-OR Gate (Structural style)
l Miscell aneous Logic Gates
l Three-input Majority Voter
l Magnitude Comparator
l Quad 2-input Nand (74x00)
l BCD to Seven Segment Decoder
l Dual 2-to-4 Decoder
l Octal Bus Transceiver
l Quad 2-input OR
l 8-bit Identity Comparator
l Hamming Encoder
l Hamming Decoder
l 2-to-4 Decoder with Testbench and Configuration
l Multiplexer 16-to-4 using Selected Signal Assignment Statement
l Multiplexer 16-to-4 using Conditional Signal Assignment Statement
l Multiplexer 16-to-4 using if-then-elsif-else Statement
l M68008 Address Decoder
l Highest Priority Encoder
l N-input AND Gate
……
..............................
用戶登陸
PLD可編程邏輯器件熱門資料
PLD可編程邏輯器件相關下載